Legacy Course Catalog

ECE 466 - Introduction To VHDL Programming

Effectivity: 08/25/2003 - 05/07/2006 @ Purdue Fort Wayne Traditional
Credits: 3
Instructional Types: Lab Lec
Usually Offered: fal spr sum
Short Title: Intro To VHDL
Description: This course focuses on presenting the basic features of the VHDL language in the context of its use for both simulation and synthesis. Basic language concepts are motivated by familiarity with digital logic circuits with simulation and synthesis presented as complementary design processes. Field programmable gate arrays are used as the medium for synthesis laboratory exercises.
Department: Engineering
Credit By Exam: NO
Repeatable Flag: NO
Temporary Flag: NO
Full Time Privilege Flag: NO
Honors Flag: NO
Variable Title Flag: NO
Successors:
ECE 358 05/15/2006 - Fall 2007 *** @ Purdue Fort Wayne Traditional

Fall 2007 *** indicates the course was still an active course and was transferred to the Banner Catalog effective Spring 2008. This course was not expired Fall 2007.

Purdue University, 610 Purdue Mall, West Lafayette, IN 47907, (765) 494-4600

2018 Purdue University | An equal access/equal opportunity university | Copyright Complaints | Maintained by Office of Registrar

Need accessibility help? For help with this page, contact Office of the Registrar at registrar@purdue.edu.